FLASH MEMORY cmos

8M (1M imes 8) BIT

MBM29LV008TA-70/-90/MBM29LV008BA-70/-90

GENERAL DESCRIPTION

The MBM29LV008TA/BA are a 8M-bit, 3.0 V-only Flash memory organized as 1M bytes of 8 bits each. The MBM29LV008TA/BA are offered in a 40-pin TSOP(1) package. These devices are designed to be programmed in-system with the standard system 3.0 V V_{CC} supply. 12.0 V V_{PP} and 5.0 V V_{CC} are not required for write or erase operations. The devices can also be reprogrammed in standard EPROM programmers.


The standard MBM29LV008TA/BA offer access times 70 ns and 90 ns, allowing operation of high-speed microprocessors without wait states. To eliminate bus contention the devices have separate chip enable ($\overline{\text{CE}}$), write enable ($\overline{\text{WE}}$), and output enable ($\overline{\text{OE}}$) controls.

(Continued)

■ PRODUCT LINE UP

Part	lo.	MBM29LV008TA/MBM29LV008BA				
Ordering Part No.	$V_{cc} = 3.3 V + 0.3 V -0.3 V$	-70	—			
	$V_{cc} = 3.0 V + 0.6 V -0.3 V$	_	-90			
Max Address Access Time	(ns)	70	90			
Max CE Access Time (ns)		70	90			
Max OE Access Time (ns)		30	35			

PACKAGES



(Continued)

The MBM29LV008TA/BA are pin and command set compatible with JEDEC standard E²PROMs. Commands are written to the command register using standard microprocessor write timings. Register contents serve as input to an internal state-machine which controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the devices is similar to reading from 5.0 V and 12.0 V Flash or EPROM devices.

The MBM29LV008TA/BA are programmed by executing the program command sequence. This will invoke the Embedded Program Algorithm which is an internal algorithm that automatically times the program pulse widths and verifies proper cell margin. Typically, each sector can be programmed and verified in about 0.5 seconds. Erase is accomplished by executing the erase command sequence. This will invoke the Embedded Erase Algorithm which is an internal algorithm that automatically preprograms the array if it is not already programmed before executing the erase operation. During erase, the devices automatically time the erase pulse widths and verify proper cell margin.

Any individual sector is typically erased and verified in 1.0 second. (If already completely preprogrammed.)

The devices also feature a sector erase architecture. The sector mode allows each sector to be erased and reprogrammed without affecting other sectors. The MBM29LV008TA/BA are erased when shipped from the factory.

The devices feature single 3.0 V power supply operation for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations. A low V_{CC} detector automatically inhibits write operations on the loss of power. The end of program or erase is detected by Data Polling of DQ₇, by the Toggle Bit feature on DQ₆, or the RY/BY output pin. Once the end of a program or erase cycle has been completed, the devices internally reset to the read mode.

Fujitsu's Flash technology combines years of EPROM and E²PROM experience to produce the highest levels of quality, reliability, and cost effectiveness. The MBM29LV008TA/BA memories electrically erase the entire chip or all bits within a sector simultaneously via Fowler-Nordhiem tunneling. The bytes are programmed one byte at a time using the EPROM programming mechanism of hot electron injection.

MBM29LV008TA/BA-70/90

■ FEATURES


- Single 3.0 V read, program, and erase Minimizes system level power requirements
- Compatible with JEDEC-standard commands Uses same software commands as E²PROMs
- Compatible with JEDEC-standard world-wide pinouts 40-pin TSOP(1) (Package suffix: PTN – Normal Bend Type, PTR – Reversed Bend Type)
- Minimum 100,000 program/erase cycles
- High performance 70 ns maximum access time
- Sector erase architecture
 One 16K byte, two 8K bytes, one 32K byte, and fifteen 64K bytes
 Any combination of sectors can be concurrently erased. Also supports full chip erase
- Boot Code Sector Architecture
 - T = Top sector
 - B = Bottom sector
- Embedded Erase[™] Algorithms Automatically pre-programs and erases the chip or any sector
- Embedded Program[™] Algorithms Automatically writes and verifies data at specified address
- Data Polling and Toggle Bit feature for detection of program or erase cycle completion
- Ready/Busy output (RY/BY) Hardware method for detection of program or erase cycle completion
- Automatic sleep mode
 When addresses remain stable, automatically switch themselves to low power mode
- Low Vcc write inhibit \leq 2.5 V
- Erase Suspend/Resume Suspends the erase operation to allow a read data in another sector within the same device
- Sector protection

Hardware method disables any combination of sectors from program or erase operations

- Sector Protection Set function by Extended sector protection command
- Temporary sector unprotection
 Temporary sector unprotection via the RESET pin

Note : Embedded Erase[™] and Embedded Program[™] are trademarks of Advanced Micro Devices, Inc.


■ PIN ASSIGNMENTS




■ PIN DESCRIPTION

Pin	Function				
A ₁₉ to A ₀	Address Inputs				
DQ7 to DQ0	Data Inputs/Outputs				
CE	Chip Enable				
ŌĒ	Output Enable				
WE	Write Enable				
RY/BY	Ready/Busy Output				
RESET	Hardware Reset Pin/Temporary Sector Unprotection				
N.C.	No Internal Connection				
Vss	Device Ground				
Vcc	Device Power Supply				

BLOCK DIAGRAM



LOGIC SYMBOL



Operation	CE	OE	WE	A ₀	A 1	A ₆	A9	A 10	DQ7 to DQ0	RESET
Auto-Select Manufacturer Code*1	L	L	Н	L	L	L	Vid	L	Code	Н
Auto-Select Device Code*1	L	L	Н	Н	L	L	VID	L	Code	Н
Read*3	L	L	Н	A ₀	A1	A ₆	A9	A ₁₀	Dout	Н
Standby	Н	Х	Х	Х	Х	Х	Х	Х	High-Z	Н
Output Disable	L	Н	Н	Х	Х	Х	Х	Х	High-Z	Н
Write (Program/Erase)	L	Н	L	A ₀	A1	A ₆	A9	A10	Din	Н
Enable Sector Protection*2, *4	L	Vid		L	Н	L	Vid	Х	Х	Н
Verify Sector Protection*2, *4	L	L	Н	L	Н	L	VID	L	Code	Н
Temporary Sector Unprotection*5	Х	Х	Х	Х	Х	Х	Х	Х	Х	Vid
Reset (Hardware)/Standby	Х	Х	Х	Х	Х	Х	Х	Х	High-Z	L

DEVICE BUS OPERATION

Legend: L = V_{IL}, H = V_{IH}, X = V_{IL} or V_{IH}, □ = Pulse input. See "■ DC CHARACTERISTICS" for voltage levels.

- *1 : Manufacturer and device codes may also be accessed via a command register write sequence. See "MBM29LV008TA/008BA Standard Command Definitions".
- *2 : Refer to "Sector Protection" in FUNCTIONAL DESCRIPTION.
- *3 : \overline{WE} can be V_{IL} if \overline{OE} is V_{IL}, \overline{OE} at V_{IH} initiates the write operations.
- *4 : Vcc = 3.3 V ± 10%
- *5 : It is also used for the extended sector protection.

Command Sequence	Bus Write Cycles	First Bus Write Cycle		Second Bus Write Cycle		Third Bus Write Cycle		Fourth Bus Read/Write Cycle		Fifth Bus Write Cycle		Sixth Bus Write Cycle	
	Req'd	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data
Read/Reset	1	XXXh	F0h	_	_	_	_	_	_		_	_	—
Read/Reset	3	555h	AAh	2AAh	55h	555h	F0h	RA	RD	_		_	
Autoselect	3	555h	AAh	2AAh	55h	555h	90h			_		_	
Program	4	555h	AAh	2AAh	55h	555h	A0h	PA	PD	_	_	_	_
Chip Erase	6	555h	AAh	2AAh	55h	555h	80h	555h	AAh	2AAh	55h	555h	10h
Sector Erase	6	555h	AAh	2AAh	55h	555h	80h	555h	AAh	2AAh	55h	SA	30h
Sector Erase Suspend Erase can be			can be	suspended during sector erase with Addr. ("H" or "L"). Data (B0h)									
Sector Erase Re	sume	Erase o	an be	resume	d after	suspen	d with a	Addr. ("ŀ	H" or "L	."). Data	(30h)		

MBM29LV008TA/008BA Standard Command Definitions

- **Notes:** Address bits A₁₉ to A₁₁ = X = "H" or "L" for all address commands except or Program Address (PA) and Sector Address (SA)
 - Bus operations are defined in "MBM29LV008TA/008BA User Bus Operations".
 - RA = Address of the memory location to be read
 - PA = Address of the memory location to be programmed Addresses are latched on the falling edge of the write pulse.
 - SA = Address of the sector to be erased. The combination of A₁₉, A₁₈, A₁₇, A₁₆, A₁₅, A₁₄, and A₁₃ will uniquely select any sector.
 - RD = Data read from location RA during read operation.
 - PD = Data to be programmed at location PA. Data is latched on the rising edge of write pulse.
 - Both Read/Reset commands are functionally equivalent, resetting the device to the read mode.
 - Command combinations not described in Standard Command Definitions table are illegal.

Command Sequence	Bus Write Cycles	First Bus Write Cycle		Second Bus Write Cycle		Third Write	l Bus Cycle	Fourth Bus Read Cycle	
	Req'd	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data
Set to Fast Mode	3	555h	AAh	2AAh	55h	555h	20h	_	—
Fast Program*1	2	XXXh	A0h	PA	PD		_		
Reset from Fast Mode *1	2	XXXh	90h	XXXh	F0h*3	_	_	_	—
Extended Sector Protect *2	4	XXXh	60h	SPA	60h	SPA	40h	SPA	SD

MBM29LV008TA/BA Extended Command Definitions

SPA: Sector address to be protected. Set sector address (SA) and $(A_{10}, A_6, A_1, A_0) = (0, 0, 1, 0)$.

SD: Sector protection verify data. Output "01h" at protected sector addresses and output "00h" at unprotected sector addresses.

*1: This command is valid while Fast Mode.

- *2: This command is valid while $\overline{\text{RESET}} = V_{\text{ID.}}$
- *3: The data "00h" is also acceptable.

MBM29LV008TA/008BA Sector Protection Verify Autoselect Codes

1	Гуре	A19 to A13	A 10	A ₆	A 1	Ao	Code (HEX)
Manufacture's Code		Х	VIL	VIL	VIL	VIL	04h
Device Code	MBM29LV008TA	Х	VIL	VIL	VIL	Vін	3Eh
Device Code	MBM29LV008BA	Х	VIL	VIL	VIL	Vін	37h
Sector Protection		Sector Addresses	VIL	Vıl	Vін	VIL	01h*

*: Outputs "01h" at protected sector addresses and outputs "00h" at unprotected sector addresses.

Extended Autoselect Code Ta	ble
-----------------------------	-----

-	Code	DQ7	DQ ₆	DQ₅	DQ₄	DQ₃	DQ ₂	DQ ₁	DQ₀	
Manufacture's Code		04h	0	0	0	0	0	1	0	0
Davias Cada	MBM29LV008TA	3Eh	0	0	1	1	1	1	1	0
Device Code	MBM29LV008BA	37h	0	0	1	1	0	1	1	1
Sector Protection		01h	0	0	0	0	0	0	0	1

■ FLEXIBLE SECTOR-ERASE ARCHITECTURE

- One 16K byte, two 8K bytes, one 32K byte, and fifteen 64K bytes
- Individual-sector, multiple-sector, or bulk-erase capability
- Individual or multiple-sector protection is user definable.

	FFFFFh
16K byte	FC000h
8K byte	FA000h
8K byte	
32K byte	F8000h
64K byte	F0000h
64K byte	E0000h
	D0000h
64K byte	C0000h
64K byte	B0000h
64K byte	A0000h
64K byte	90000h
64K byte	
64K byte	80000h
64K byte	70000h
64K byte	60000h
64K byte	50000h
	40000h
64K byte	30000h
64K byte	20000h
64K byte	10000h
64K byte	
MBM29LV008TA Sector Are	00000h

	- FFFFFh
64K byte	- F0000h
64K byte	– E0000h
64K byte	— D0000h
64K byte	
64K byte	- C0000h
64K byte	— B0000h
64K byte	— A0000h
64K byte	90000h
64K byte	- 80000h
	- 70000h
64K byte	60000h
64K byte	50000h
64K byte	- 40000h
64K byte	- 30000h
64K byte	
64K byte	20000h
32K byte	10000h
8K byte	08000h
8K byte	06000h
16K byte	04000h
	00000h

MBM29LV008TA/BA-70/90

Sector Address	A 19	A 18	A 17	A 16	A 15	A 14	A 13	Address Range
SA0	0	0	0	0	Х	Х	Х	00000h to 0FFFFh
SA1	0	0	0	1	Х	Х	Х	10000h to 1FFFFh
SA2	0	0	1	0	Х	Х	Х	20000h to 2FFFFh
SA3	0	0	1	1	Х	Х	Х	30000h to 3FFFFh
SA4	0	1	0	0	Х	Х	Х	40000h to 4FFFFh
SA5	0	1	0	1	Х	Х	Х	50000h to 5FFFFh
SA6	0	1	1	0	Х	Х	Х	60000h to 6FFFFh
SA7	0	1	1	1	Х	Х	Х	70000h to 7FFFFh
SA8	1	0	0	0	Х	Х	Х	80000h to 8FFFFh
SA9	1	0	0	1	Х	Х	Х	90000h to 9FFFFh
SA10	1	0	1	0	Х	Х	Х	A0000h to AFFFFh
SA11	1	0	1	1	Х	Х	Х	B0000h to BFFFFh
SA12	1	1	0	0	Х	Х	Х	C0000h to CFFFFh
SA13	1	1	0	1	Х	Х	Х	D0000h to DFFFFh
SA14	1	1	1	0	Х	Х	Х	E0000h to EFFFFh
SA15	1	1	1	1	0	Х	х	F0000h to F7FFFh
SA16	1	1	1	1	1	0	0	F8000h to F9FFFh
SA17	1	1	1	1	1	0	1	FA000h to FBFFFh
SA18	1	1	1	1	1	1	Х	FC000h to FFFFFh

Sector Address Tables (MBM29LV008TA)

MBM29LV008TA/BA-70/90

Sector Address	A 19	A 18	A 17	A 16	A 15	A 14	A 13	Address Range
SA0	0	0	0	0	0	0	Х	00000h to 03FFFh
SA1	0	0	0	0	0	1	0	04000h to 05FFFh
SA2	0	0	0	0	0	1	1	06000h to 07FFFh
SA3	0	0	0	0	1	Х	Х	08000h to 0FFFFh
SA4	0	0	0	1	Х	Х	Х	10000h to 1FFFFh
SA5	0	0	1	0	Х	Х	Х	20000h to 2FFFFh
SA6	0	0	1	1	Х	Х	Х	30000h to 3FFFFh
SA7	0	1	0	0	Х	Х	Х	40000h to 4FFFFh
SA8	0	1	0	1	Х	Х	Х	50000h to 5FFFFh
SA9	0	1	1	0	Х	Х	Х	60000h to 6FFFFh
SA10	0	1	1	1	Х	Х	Х	70000h to 7FFFFh
SA11	1	0	0	0	Х	Х	Х	80000h to 8FFFFh
SA12	1	0	0	1	Х	Х	Х	90000h to 9FFFFh
SA13	1	0	1	0	Х	Х	Х	A0000h to AFFFFh
SA14	1	0	1	1	Х	Х	Х	B0000h to BFFFFh
SA15	1	1	0	0	Х	х	х	C0000h to CFFFFh
SA16	1	1	0	1	Х	х	х	D0000h to DFFFFh
SA17	1	1	1	0	Х	Х	Х	E0000h to EFFFFh
SA18	1	1	1	1	Х	х	х	F0000h to FFFFFh

Sector Address Tables (MBM29LV008BA)

FUNCTIONAL DESCRIPTION

Read Mode

The MBM29LV008TA/BA have two control functions which must be satisfied in order to obtain data at the outputs. \overline{CE} is the power control and should be used for a device selection. \overline{OE} is the output control and should be used to gate data to the output pins if a device is selected.

Address access time (t_{ACC}) is equal to the delay from stable addresses to valid output data. The chip enable access time (t_{CE}) is the delay from stable addresses and stable \overline{CE} to valid data at the output pins. The output enable access time is the delay from the falling edge of \overline{OE} to valid data at the output pins. (Assuming the addresses have been stable for at least t_{ACC}-to_E time.) When reading out a data without changing addresses after power-up, it is necessary to input hardware reset or change \overline{CE} pin from "H" or "L".

Standby Mode

There are two ways to implement the standby mode on the MBM29LV008TA/BA devices, one using both the \overline{CE} and \overline{RESET} pins; the other via the \overline{RESET} pin only.

When using both pins, a CMOS standby mode is achieved with \overline{CE} and \overline{RESET} inputs both held at V_{cc} ± 0.3 V. Under this condition the current consumed is less than 5 µA. The device can be read with standard access time (t_{CE}) from either of these standby modes. During Embedded Algorithm operation, V_{cc} active current (I_{cc2}) is required even $\overline{CE} = "H"$.

When using the RESET pin only, a CMOS standby mode is achieved with RESET input held at Vss \pm 0.3 V (\overline{CE} = "H" or "L"). Under this condition the current is consumed is less than 5 μ A. Once the RESET pin is taken high, the device requires tRH of wake up time before outputs are valid for read access.

In the standby mode the outputs are in the high impedance state, independent of the \overline{OE} input.

Automatic Sleep Mode

There is a function called automatic sleep mode to restrain power consumption during read-out of MBM29LV008TA/BA data. This mode can be used effectively with an application requested low power consumption such as handy terminals.

To activate this mode, MBM29LV008TA/BA automatically switch themselves to low power mode when MBM29LV008TA/BA addresses remain stably during access fine of 150 ns. It is not necessary to control \overline{CE} , \overline{WE} , and \overline{OE} on the mode. Under the mode, the current consumed is typically 1 μ A (CMOS Level).

Since the data are latched during this mode, the data are read-out continuously. If the addresses are changed, the mode is canceled automatically and MBM29LV008TA/BA read-out the data for changed addresses.

Output Disable

With the \overline{OE} input at a logic high level (V_H), output from the devices are disabled. This will cause the output pins to be in a high impedance state.

Autoselect

The autoselect mode allows the reading out of a binary code from the devices and will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the devices to be programmed with its corresponding programming algorithm. This mode is functional over the entire temperature range of the devices.

To activate this mode, the programming equipment must force V_{ID} (11.5 V to 12.5 V) on address pin A₉. Two identifier bytes may then be sequenced from the devices outputs by toggling address A₀ from V_{IL} to V_{IH}. All addresses are DON'T CARES except A₀, A₁, A₆, and A₁₀. (See "MBM29LV008TA/008BA Sector Protection Verify Autoselect Codes" in **D**EVICE BUS OPERATION.)

The manufacturer and device codes may also be read via the command register, for instances when the MBM29LV008TA/BA are erased or programmed in a system without access to high voltage on the A₉ pin. The command sequence is illustrated in "MBM29LV008TA/008BA Standard Command Definitions" in ■ DEVICE BUS OPERATION. (Refer to "Autoselect Command".)

Byte 0 (A₀ = V_{IL}) represents the manufacturer's code (Fujitsu = 04h) and (A₀ = V_{IH}) represents the device identifier code (MBM29LV008TA = 3Eh and MBM29LV008BA = 37h). These two bytes/words are given in "MBM29LV008TA/008BA Sector Protection Verify Autoselect Codes" and "Expanded Autoselect Code Table" in ■ DEVICE BUS OPERATION. All identifiers for manufactures and device will exhibit odd parity with DQ7 defined as the parity bit. In order to read the proper device codes when executing the autoselect, A₁ must be VIL. (See "MBM29LV008TA/008BA Sector Protection Verify Autoselect Codes" and "Expanded Autoselect Code Table" in ■ DEVICE BUS OPERATION.)

Write

Device erasure and programming are accomplished via the command register. The contents of the register serve as inputs to the internal state machine. The state machine outputs dictate the function of the device.

The command register itself does not occupy any addressable memory location. The register is a latch used to store the commands, along with the address and data information needed to execute the command. The command register is written by bringing \overline{WE} to V_{IL} , while \overline{CE} is at V_{IL} and \overline{OE} is at V_{IH} . Addresses are latched on the falling edge of \overline{WE} or \overline{CE} , whichever happens later; while data is latched on the rising edge of \overline{WE} or \overline{CE} , whichever happens later; while data is latched on the rising edge of \overline{WE} or \overline{CE} , whichever happens are used.

Refer to "AC Waveforms for Alternate WE Controlled Program Operations" and "AC Waveforms for Alternate CE Controlled Program Operations" in ■ TIMING DIAGRAM.

Sector Protection

The MBM29LV008TA/BA feature hardware sector protection. This feature will disable both program and erase operations in any number of sectors (0 through 18). The sector protection feature is enabled using programming equipment at the user's site. The devices are shipped with all sectors unprotected. Alternatively, Fujitsu may program and protect sectors in the factory prior to shiping the device.

To activate this mode, the programming equipment must force V_{ID} on address pin A₉ and control pin \overline{OE} , (suggest V_{ID} = 11.5 V), $\overline{CE} = V_{IL}$, and A₆ = V_{IL}. The sector addresses (A₁₉, A₁₈, A₁₇, A₁₆, A₁₅, A₁₄, and A₁₃) should be set to the sector to be protected. "Sector Address Tables (MBM29LV008TA)" and "Sector Address Tables (MBM29LV008BA)" in **\blacksquare** FLEXIBLE SECTOR-ERASE ARCHITECTURE define the sector address for each of the nineteen (19) individual sectors. Programming of the protection circuitry begins on the falling edge of the WE pulse and is terminated with the rising edge of the same. Sector addresses must be held constant during the WE pulse. See " (10) AC Waveforms for Sector Protection Timing Diagram" in **\blacksquare** TIMING DIAGRAM and " (5) Sector Protection Algorithm" in **\blacksquare** FLOW CHART for sector protection waveforms and algorithm.

To verify programming of the protection circuitry, the programming equipment must force V_{ID} on address pin A_9 with \overline{CE} and \overline{OE} at V_{IL} and \overline{WE} at V_{IH} . Scanning the sector addresses (A₁₉, A₁₈, A₁₇, A₁₆, A₁₅, A₁₄, and A₁₃) while (A₁₀, A₆, A₁, A₀) = (0, 0, 1, 0) will produce a logical "1" code at device output DQ₀ for a protected sector. Otherwise the devices will read 00h for unprotected sector. In this mode, the lower order addresses, except for A₀, A₁, A₆, and A₁₀ are DON'T CARES. Address locations with A₁ = V_{IL} are reserved for Autoselect manufacturer and device codes.

It is also possible to determine if a sector is protected in the system by writing an Autoselect command. Performing a read operation at the address location XX02h, where the higher order addresses (A₁₉, A₁₈, A₁₇, A₁₆, A₁₅, A₁₄, and A₁₃) are the desired sector address will produce a logical "1" at DQ₀ for a protected sector. See "MBM29LV008TA/008BA Sector Protection Verify Autoselect Codes" and "Expanded Autoselect Code Table" in ■ DEVICE BUS OPERATION for Autoselect codes.

Temporary Sector Unprotection

This feature allows temporary unprotection of previously protected sectors of the MBM29LV008TA/BA devices in order to change data. The Sector Unprotection mode is activated by setting the RESET pin to high voltage (12 V). During this mode, formerly protected sectors can be programmed or erased by selecting the sector addresses. Once the 12 V is taken away from the RESET pin, all the previously protected sectors will be protected again. See " (11) Temporary Sector Unprotection Timing Diagram" in ■ TIMING DIAGRAM and " (6) Temporary Sector Unprotection Algorithm" in ■ FLOW CHART.

Command Definitions

Device operations are selected by writing specific address and data sequences into the command register. Writing incorrect address and data values or writing them in the improper sequence will reset the devices to the read mode. "MBM29LV008TA/008BA Standard Command Definitions" in DEVICE BUS OPERATION defines the valid register command sequences. Note that the Erase Suspend (B0h) and Erase Resume (30h) commands are valid only while the Sector Erase operation is in progress. Moreover both Read/Reset commands are functionally equivalent, resetting the device to the read mode.

Read/Reset Command

In order to return from Autoselect mode or Exceeded Timing Limits ($DQ_5 = 1$) to read/reset mode, the read/reset operation is initiated by writing the Read/Reset command sequence into the command register. Microprocessor read cycles retrieve array data from the memory. The devices remain enabled for reads until the command register contents are altered.

The devices will automatically power-up in the read/reset state. In this case, a command sequence is not required to read data. Standard microprocessor read cycles will retrieve array data. This default value ensures that no spurious alteration of the memory content occurs during the power transition. Refer to the AC Read Characteristics and Waveforms for the specific timing parameters.

Autoselect Command

Flash memories are intended for use in applications where the local CPU alters memory contents. As such, manufacture and device codes must be accessible while the devices reside in the target system. PROM programmers typically access the signature codes by raising A₉ to a high voltage. However, multiplexing high voltage onto the address lines is not generally desired system design practice.

The device contains an Autoselect command operation to supplement traditional PROM programming methodology. The operation is initiated by writing the Autoselect command sequence into the command register. Following the command write, a read cycle from address XX00h retrieves the manufacture code of 04h. A read cycle from address XX01h returns the device code (MBM29LV008TA = 3Eh and MBM29LV008BA = 37h). (See "MBM29LV008TA/008BA Sector Protection Verify Autoselect Codes" and "Expanded Autoselect Code Table" in ■ DEVICE BUS OPERATION.) All manufacturer and device codes will exhibit odd parity with DQ₇ defined as the parity bit. Sector state (protection or unprotection) will be informed by address XX02h.

Scanning the sector addresses (A₁₉, A₁₈, A₁₇, A₁₆, A₁₅, A₁₄, and A₁₃) while (A₁₀, A₆, A₁, A₀) = (0, 0, 1, 0) will produce a logical "1" at device output DQ₀ for a protected sector. The programming verification should be perform margin mode on the protected sector. (See "MBM29LV008TA/008BA Sector Protection Verify Autoselect Codes" and "Expanded Autoselect Code Table" in \blacksquare DEVICE BUS OPERATION.)

To terminate the operation, it is necessary to write the Read/Reset command sequence into the register, and also to write the Autoselect command during the operation, execute it after writing Read/Reset command sequence.

Byte Programming

The devices are programmed on a byte-by-byte basis. Programming is a four bus cycle operation. There are two "unlock" write cycles. These are followed by the program set-up command and data write cycles. Addresses are latched on the falling edge of \overline{CE} or \overline{WE} , whichever happens later and the data is latched on the rising edge of \overline{CE} or \overline{WE} , whichever happens first. The rising edge of \overline{CE} or \overline{WE} (whichever happens first) begins programming. Upon executing the Embedded Program Algorithm command sequence, the system is not required to provide further controls or timings. The device will automatically provide adequate internally generated program pulses and verify the programmed cell margin.

The automatic programming operation is completed when the data on DQ₇ is equivalent to data written to this bit at which time the devices return to the read mode and addresses are no longer latched. (See "Hardware Sequence Flags".) Therefore, the devices require that a valid address to the devices be supplied by the system at this particular instance of time. Hence, Data Polling must be performed at the memory location which is being programmed.

Any commands written to the chip during this period will be ignored. If hardware reset occurs during the programming operation, it is impossible to guarantee the data are being written.

Programming is allowed in any sequence and across sector boundaries. Beware that a data "0" cannot be programmed back to a "1". Attempting to do so may either hang up the device or result in an apparent success according to the data polling algorithm but a read from read/reset mode will show that the data is still "0". Only erase operations can convert "0"s to "1"s.

" (1) Embedded Program[™] Algorithm" in ■ FLOW CHART illustrates the Embedded Program[™] Algorithm using typical command strings and bus operations.

Chip Erase

Chip erase is a six bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the chip erase command.

Chip erase does not require the user to program the device prior to erase. Upon executing the Embedded Erase Algorithm command sequence the devices will automatically program and verify the entire memory for an all zero data pattern prior to electrical erase (Preprogram function). The system is not required to provide any controls or timings during these operations.

The automatic erase begins on the rising edge of the last write pulse in the command sequence and terminates when the data on DQ₇ is "1" (See "Write Operation Status".) at which time the device returns to read the mode.

Chip Erase Time : Sector Erase Time × All sectors + Chip Program Time (Preprogramming)

" (2) Embedded Erase[™] Algorithm" in ■ FLOW CHART illustrates the Embedded Erase[™] Algorithm using typical command strings and bus operations.

Sector Erase

Sector erase is a six bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the Sector Erase command. The sector address (any address location within the desired sector) is latched on the falling edge of write pulse, while the command (Data=30h) is latched on the rising edge of write pulse. After time-out of 50 μ s from the rising edge of the last sector erase command, the sector erase operation will begin.

Multiple sectors may be erased concurrently by writing the six bus cycle operations on "MBM29LV008TA/008BA Standard Command Definitions" in ■ DEVICE BUS OPERATION. This sequence is followed with writes of the Sector Erase command to addresses in other sectors desired to be concurrently erased. The time between writes must be less than 50 µs otherwise that command will not be accepted and erasure will start. It is recommended that processor interrupts be disabled during this time to guarantee this condition. The interrupts can be re-enabled after the last Sector Erase command is written. A time-out of 50 µs from the rising edge of the last write pulse will initiate the execution of the Sector Erase command(s). If another falling edge of the write

pulse occurs within the 50 μ s time-out window the timer is reset. (Monitor DQ₃ to determine if the sector erase timer window is still open, see "DQ₃ Sector Erase Timer".) Any command other than Sector Erase or Erase Suspend during this time-out period will reset the devices to the read mode, ignoring the previous command string. Resetting the devices once execution has begun will corrupt the data in the sector. In that case, restart the erase on those sectors and allow them to complete. (Refer to "Write Operation Status" for Sector Erase Timer operation.) Loading the sector erase buffer may be done in any sequence and with any number of sectors (18 to 0).

Sector erase does not require the user to program the devices prior to erase. The devices automatically program all memory locations in the sector(s) to be erased prior to electrical erase (Preprogram function). When erasing a sector or sectors the remaining unselected sectors are not affected. The system is not required to provide any controls or timings during these operations.

The automatic sector erase begins after the 50 μ s time out from the rising edge of the write pulse for the last sector erase command pulse and terminates when the data on DQ₇ is "1" (see "Write Operation Status") at which time the devices return to the read mode. Data polling must be performed at an address within any of the sectors being erased. Multiple Sector Erase Time : [Sector Erase Time + Sector Program Time (Preprogramming)] \times Number of Sector Erase

" (2) Embedded Erase[™] Algorithm" in ■ FLOW CHART illustrates the Embedded Erase[™] Algorithm using typical command strings and bus operations.

Erase Suspend

The Erase Suspend command allows the user to interrupt a Sector Erase operation and then perform data reads from or programs to a sector not being erased. This command is applicable ONLY during the Sector Erase operation which includes the time-out period for sector erase. The Erase Suspend command will be ignored if written during the Chip Erase operation or Embedded Program Algorithm. Writting the Erase Suspend command during the Sector Erase time-out results in immediate termination of the time-out period and suspension of the erase operation.

Writing the Erase Resume command resumes the erase operation. The addresses are DON'T CARES when writing the Erase Suspend or Erase Resume command.

When the Erase Suspend command is written during the Sector Erase operation, the device will take a maximum of 20 μ s to suspend the erase operation. When the devices have entered the erase-suspended mode, the RY/ \overline{BY} output pin and the DQ7 bit will be at logic "1", and DQ6 will stop toggling. The user must use the address of the erasing sector for reading DQ6 and DQ7 to determine if the erase operation has been suspended. Further writes of the Erase Suspend command are ignored.

When the erase operation has been suspended, the devices default to the erase-suspend-read mode. Reading data in this mode is the same as reading from the standard read mode except that the data must be read from sectors that have not been erase-suspended. Successively reading from the erase-suspended sector while the device is in the erase-suspend-read mode will cause DQ₂ to toggle. (See"DQ₂ Toggle Bit II".)

After entering the erase-suspend-read mode, the user can program the device by writing the appropriate command sequence for Program. This program mode is known as the erase-suspend-program mode. Again, programming in this mode is the same as programming in the regular Program mode except that the data must be programmed to sectors that are not erase-suspended. Successively reading from the erase-suspended sector while the devices are in the erase-suspend-program mode will cause DQ_2 to toggle. The end of the erase-suspended Program operation is detected by the RY/BY output pin, Data polling of DQ₇, or by the Toggle Bit I (DQ₆) which is the same as the regular Program operation. Note that DQ₇ must be read from the Program address while DQ₆ can be read from any address.

To resume the operation of Sector Erase, the Resume command (30h) should be written. Any further writes of the Resume command at this point will be ignored. Another Erase Suspend command can be written after the chip has resumed erasing.

Extended Command

(1) Fast Mode

MBM29LV008TA/BA has Fast Mode function. This mode dispenses with the initial two unclock cycles required in the standard program command sequence by writing Fast Mode command into the command register. In this mode, the required bus cycle for programming is two cycles instead of four bus cycles in standard program command. (Do not write erase command in this mode.) The read operation is also executed after exiting this mode. To exit this mode, it is necessary to write Fast Mode Reset command into the command register. (Refer to " (8) Embedded ProgramTM Algorithm for Fast Mode" in **E** FLOW CHART.) The Vcc active current is required even $\overline{CE} = V_{H}$ during Fast Mode.

(2) Fast Programming

During Fast Mode, the programming can be executed with two bus cycles operation. The Embedded Program Algorithm is executed by writing program set-up command (A0h) and data write cycles (PA/PD). (Refer to to " (8) Embedded Program[™] Algorithm for Fast Mode" in ■ FLOW CHART.)

(3) Extended Sector Protection

In addition to normal sector protection, the MBM29LV008TA/BA has Extended Sector Protection as extended function. This function enable to protect sector by forcing V_{ID} on RESET pin and write a commad sequence. Unlike conventional procedure, it is not necessary to force V_{ID} and control timing for control pins. The only RESET pin requires V_{ID} for sector protection in this mode. The extended sector protect requires V_{ID} on RESET pin. With this condition, the operation is initiated by writing the set-up command (60h) into the command register. Then, the sector addresses pins (A₁₉, A₁₈, A₁₇, A₁₆, A₁₅, A₁₄, and A₁₃) and (A₁₀, A₆, A₁, A₀) = (0, 0, 1, 0) should be set to the sector to be protected (recommend to set V_{IL} for the other addresses pins), and write extended sector protect command (60h). A sector is typically protected in 150 µs. To verify programming of the protection circuitry, the sector addresses pins (A₁₉, A₁₈, A₁₇, A₁₆, A₁₅, A₁₄, and A₁₃) and (A₁₀, A₆, A₁, A₀) = (0, 0, 1, 0) should be set and write a command (40h). Following the command write, a logical "1" at device output DQ₀ will produce for protected sector in the read operation. If the output data is logical "0", please repeat to write extended sector protect command (60h) again. To terminate the operation, it is necessary to set RESET pin to V_{IH}.

Write Operation Status

Hardware Sequence Flags

	Status				DQ ₅	DQ ₃	DQ ₂
	Embedded Program Algorithm			Toggle	0	0	1
	Embedded E	rase Algorithm	0	Toggle	0	1	Toggle
In Progress		Erase Suspend Read (Erase Suspended Sector)	1	1	0	0	Toggle
	Erase Suspended Mode	Erase Suspend Read (Non-Erase Suspended Sector)	Data	Data	Data	Data	Data
		Erase Suspend Program (Non-Erase Suspended Sector)	DQ7	Toggle* 1	0	0	1* ²
	Embedded Program Algorithm		\overline{DQ}_7	Toggle	1	0	1
Time Limits	Embedded Erase Algorithm		0	Toggle	1	1	N/A
	Erase Suspended Mode	Erase Suspend Program (Non-Erase Suspended Sector)	DQ7	Toggle	1	0	N/A

*1 : Performing successive read operations from any address will cause DQ6 to toggle.

*2 : Reading the byte address being programmed while in the erase-suspend program mode will indicate logic "1" at the DQ₂ bit. However, successive reads from the erase-suspended sector will cause DQ₂ to toggle.

Notes : \bullet DQ₀ and DQ₁ are reserve pins for future use.

• DQ4 is Fujitsu internal use only.

DQ7

Data Polling

The MBM29LV008TA/BA devices feature Data Polling as a method to indicate to the host that the Embedded Algorithms are in progress or completed. During the Embedded Program Algorithm an attempt to read the devices will produce the complement of the data last written to DQ₇. Upon completion of the Embedded Program Algorithm, an attempt to read the device will produce the true data last written to DQ₇. During the Embedded Erase Algorithm, an attempt to read the device will produce a "0" at the DQ₇ output. Upon completion of the Embedded Erase Algorithm an attempt to read the device will produce a "1" at the DQ₇ output. The flowchart for Data Polling (DQ₇) is shown in " (3) Data Polling Algorithm" in \blacksquare FLOW CHART.

For chip erase and sector erase, the Data Polling is valid after the rising edge of the sixth write pulse in the six write pulse sequence. Data Polling must be performed at sector address within any of the sectors being erased and not a protected sector. Otherwise, the status may not be valid. Once the Embedded Algorithm operation is close to being completed, the MBM29LV008TA/BA data pins (DQ₇) may change asynchronously while the output enable (\overline{OE}) is asserted low. This means that the devices are driving status information on DQ₇ at one instant of time and then that byte's valid data at the next instant of time. Depending on when the system samples the DQ₇ output, it may read the status or valid data. Even if the device has completed the Embedded Algorithm operation and DQ₇ has a valid data, the data outputs on DQ₆ to DQ₀ may be still invalid. The valid data on DQ₇ to DQ₀ will be read on the successive read attempts.

The Data Polling feature is only active during the Embedded Programming Algorithm, Embedded Erase Algorithm or sector erase time-out. (See "Hardware Sequence Flags".)

See "(6) AC Waveforms for Data Polling during Embedded Algorithm Operations" in ■ TIMING DIAGRAM for the Data Polling timing specifications and diagrams.

DQ₆

Toggle Bit I

The MBM29LV008TA/BA also feature the "Toggle Bit I" as a method to indicate to the host system that the Embedded Algorithms are in progress or completed.

During an Embedded Program or Erase Algorithm cycle, successive attempts to read (\overline{OE} toggling) data from the devices will result in DQ₆ toggling between one and zero. Once the Embedded Program or Erase Algorithm cycle is completed, DQ₆ will stop toggling and valid data will be read on the next successive attempts. During programming, the Toggle Bit I is valid after the rising edge of the fourth write pulse in the four write pulse sequence. For chip erase and sector erase, the Toggle Bit I is valid after the rising edge of the sixth write pulse in the six write pulse sequence. The Toggle Bit I is active during the sector time out.

In programming, if the sector being written to is protected, the toggle bit will toggle for about 2 μ s and then stop toggling without the data having changed. In erase, the devices will erase all the selected sectors except for the ones that are protected. If all selected sectors are protected, the chip will toggle the toggle bit for about 100 μ s and then drop back into read mode, having changed none of the data.

Either \overline{CE} or \overline{OE} toggling will cause the DQ₆ to toggle. In addition, an Erase Suspend/Resume command will cause the DQ₆ to toggle.

See " (7) AC Waveforms for Toggle Bit I during Embedded Algorithm Operations" in ■ TIMING DIAGRAM for the Toggle Bit I timing specifications and diagrams.

DQ5

Exceeded Timing Limits

 DQ_5 will indicate if the program or erase time has exceeded the specified limits (internal pulse count). Under these conditions DQ_5 will produce a "1". This is a failure condition which indicates that the program or erase cycle was not successfully completed. Data Polling DQ_7 , DQ_6 is the only operating function of the devices under this condition. The \overline{CE} circuit will partially power down the device under these conditions (to approximately 2 mA). The \overline{OE} and \overline{WE} pins will control the output disable functions as described in "MBM29LV008TA/008BA User Bus Operations" in \blacksquare DEVICE BUS OPERATION.

The DQ₅ failure condition may also appear if a user tries to program a non blank location without erasing. In this case the devices lock out and never complete the Embedded Algorithm operation. Hence, the system never reads a valid data on DQ₇ bit and DQ₆ never stops toggling. Once the devices have exceeded timing limits, the DQ₅ bit will indicate a "1." Please note that this is not a device failure condition since the devices were incorrectly used. If this occurs, reset the device with command sequence.

DQ₃

Sector Erase Timer

After the completion of the initial sector erase command sequence the sector erase time-out will begin. DQ₃ will remain low until the time-out is complete. Data Polling and Toggle Bit are valid after the initial sector erase command sequence.

If Data Polling or the Toggle Bit I indicates the device has been written with a valid erase command, DQ₃ may be used to determine if the sector erase timer window is still open. If DQ₃ is high ("1") the internally controlled erase cycle has begun; attempts to write subsequent commands to the device will be ignored until the erase operation is completed as indicated by Data Polling or Toggle Bit I. If DQ₃ is low ("0"), the device will accept additional sector erase commands. To insure the command has been accepted, the system software should check the status of DQ₃ prior to and following each subsequent Sector Erase command. If DQ₃ were high on the second status check, the command may not have been accepted.

Refer to "Hardware Sequence Flags".

DQ₂

Toggle Bit II

This Toggle bit II, along with DQ₆, can be used to determine whether the devices are in the Embedded Erase Algorithm or in Erase Suspend.

Successive reads from the erasing sector will cause DQ_2 to toggle during the Embedded Erase Algorithm. If the devices are in the erase-suspended-read mode, successive reads from the erase-suspended sector will cause DQ_2 to toggle. When the devices are in the erase-suspended-program mode, successive reads from the byte address of the non-erase suspended sector will indicate a logic "1" at the DQ_2 bit.

 DQ_6 is different from DQ_2 in that DQ_6 toggles only when the standard program or Erase, or Erase Suspend Program operation is in progress. The behavior of these two status bits, along with that of DQ_7 , is summarized as follows:

For example, DQ₂ and DQ₆ can be used together to determine if the erase-suspend-read mode is in progress. (DQ₂ toggles while DQ₆ does not.) See also "Hardware Sequence Flags" and " (12) DQ₂ vs.DQ₆" in \blacksquare TIMING DIAGRAM. Furthermore, DQ₂ can also be used to determine which sector is being erased. When the device is in the erase mode, DQ₂ toggles if this bit is read from an erasing sector.

Mode	DQ7	DQ ₆	DQ ₂
Program	DQ ₇	Toggle	1
Erase	0	Toggle	Toggle
Erase-Suspend Read (Erase-Suspended Sector) (Note 1)	1	1	Toggle
Erase-Suspend Program	DQ ₇	Toggle*1	1* ²

*1 : Performing successive read operations from any address will cause DQ6 to toggle.

*2 : Reading the byte address being programmed while in the erase-suspend program mode will indicate logic "1" at the DQ₂ bit. However, successive reads from the erase-suspended sector will cause DQ₂ to toggle.

RY/BY

Ready/Busy

The MBM29LV008TA/BA provide a RY/BY open-drain output pin as a way to indicate to the host system that the Embedded Algorithms are either in progress or has been completed. If the output is low, the devices are busy with either a program or erase operation. If the output is high, the devices are ready to accept any read/write or erase operation. When the RY/BY pin is low, the devices will not accept any additional program or erase commands with the exception of the Erase Suspend command. If the MBM29LV008TA/BA are placed in an Erase Suspend mode, the RY/BY output will be high, by means of connecting with a pull-up resister to Vcc.

During programming, the RY/ \overline{BY} pin is driven low after the rising edge of the fourth write pulse. During an erase operation, the RY/ \overline{BY} pin is driven low after the rising edge of the sixth write pulse. The RY/ \overline{BY} pin will indicate a busy condition during the RESET pulse. Refer to "(8) RY/ \overline{BY} Timing Diagram during Program/Erase Operations" and "(9) RESET, RY/ \overline{BY} Timing Diagram" in **TIMING DIAGRAM** for a detailed timing diagram. The RY/ \overline{BY} pin is pulled high in standby mode.

Since this is an open-drain output, RY/BY pins can be tied together in parallel with a pull-up resistor to Vcc.

RESET

Hardware Reset

The MBM29LV008TA/BA devices may be reset by driving the RESET pin to V_{IL}. The RESET pin has a pulse requirement and has to be kept low (V_{IL}) for at least 500 ns in order to properly reset the internal state machine. Any operation in the process of being executed will be terminated and the internal state machine will be reset to the read mode 20 μ s after the RESET pin is driven low. Furthermore, once the RESET pin goes high, the devices require an additional t_{RH} before it will allow read access. When the RESET pin is low, the devices will be in the standby mode for the duration of the pulse and all the data output pins will be tri-stated. If a hardware reset occurs during a program or erase operation, the data at that particular location will be corrupted. Please note that the RY/BY output signal should be ignored during the RESET pulse. See " (9) RESET, RY/BY Timing Diagram" in **T**IMING DIAGRAM for the timing diagram. Refer to Temporary Sector Unprotection for additional functionality.

If hardware reset occurs during Embedded Erase Algorithm, there is a possibility that the erasing sector(s) cannot be used.

Data Protection

The MBM29LV008TA/BA are designed to offer protection against accidental erasure or programming caused by spurious system level signals that may exist during power transitions. During power up the devices automatically reset the internal state machine in the Read mode. Also, with its control register architecture, alteration of the memory contents only occurs after successful completion of specific multi-bus cycle command sequences.

The devices also incorporate several features to prevent inadvertent write cycles resulting form Vcc power-up and power-down transitions or system noise.

Low Vcc Write Inhibit

To avoid initiation of a write cycle during V_{CC} power-up and power-down, a write cycle is locked out for V_{CC} less than 2.3 V (typically 2.4 V). If V_{CC} < V_{LKO}, the command register is disabled and all internal program/erase circuits are disabled. Under this condition the device will reset to the read mode. Subsequent writes will be ignored until the V_{CC} level is greater than V_{LKO}. It is the users responsibility to ensure that the control pins are logically correct to prevent unintentional writes when V_{CC} is above 2.3 V.

If Embedded Erase Algorithm is interrupted, there is possibility that the erasing sector(s) cannot be used.

Write Pulse "Glitch" Protection

Noise pulses of less than 3 ns (typical) on OE, CE, or WE will not initiate a write cycle.

Logical Inhibit

Writing is inhibited by holding any one of $\overline{OE} = V_{IL}$, $\overline{CE} = V_{IH}$, or $\overline{WE} = V_{IH}$. To initiate a write cycle \overline{CE} and \overline{WE} must be a logical zero while \overline{OE} is a logical one.

Power-Up Write Inhibit

Power-up of the devices with $\overline{WE} = \overline{CE} = V_{IL}$ and $\overline{OE} = V_{IH}$ will not accept commands on the rising edge of write pulse. The internal state machine is automatically reset to the read mode on power-up.

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rat	Unit	
Falameter	Symbol	Min	Max	Unit
Storage Temperature	Tstg	-55	+125	°C
Ambient Temperature with Power Applied	TA	-40	+85	°C
Voltage with Respect to Ground All pins except A_9 , \overline{OE} , and $\overline{RESET} *1.*2$	Vin, Vout	-0.5	Vcc + 0.5	V
Power Supply Voltage *1,*3	Vcc	-0.5	+5.5	V
$A_9, \overline{OE}, and \overline{RESET} *^2$	Vin	-0.5	+13.0	V

*1 : Voltage is defind on the basis of $V_{SS} = GND = 0 V$.

*2 : Minimum DC voltage on input or I/O pins is –0.5 V. During voltage transitions, input or I/O pins may undershoot Vss to –2.0 V for periods of up to 20 ns. Maximum DC voltage on output and I/O pins is Vcc +0.5 V. During voltage transitions, input or I/O pins may overshoot to Vcc +2.0 V for periods of up to 20 ns.

- *3 : Minimum DC input voltage on A₉, OE and RESET pins is -0.5 V. During voltage transitions, A₉, OE and RESET pins may undershoot V_{SS} to -2.0 V for periods of up to 20 ns. Voltage difference between input and supply voltage (V_{IN} V_{CC}) does not exceed +9.0 V. Maximum DC input voltage on A₉, OE and RESET pins is +13.0 V which may overshoot to +14.0 V for periods of up to 20 ns.
- WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

RECOMMENDED OPERATING CONDITIONS

Parameter	Conditions	Symbol	Val	Unit	
Faiameter	Conditions	Symbol	Min	Max	Onit
Ambient Temperature	—	TA	-40	+85	°C
Power Supply Voltage*	MBM29LV008TA/BA-70	Vcc	+3.0	+3.6	V
Fower Suppry Voltage	MBM29LV008TA/BA-90	VCC	+2.7	+3.6	V

* : Voltage is defind on the basis of $V_{SS} = GND = 0$ V.

Note : Operating ranges define those limits between which the functionality of the devices are guaranteed.


WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.


Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.


No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

MBM29LV008TA/BA-70/90

■ MAXIMUM OVERSHOOT/MAXIMUM UNDETRSHOOT







■ DC CHARACTERISTICS

Demonster	Cumula al	Symbol Test Conditions		Value		
Parameter	Symbol	Test Conditions	Min	Max	Unit	
Input Leakage Current	Li	V _{IN} = V _{SS} to V _{CC} , V _{CC} = V _{CC} Max	-1.0	+1.0	μΑ	
Output Leakage Current	LO	Vout = Vss to Vcc, Vcc = Vcc Max	-1.0	+1.0	μΑ	
A₀, OE, RESET Inputs Leakage Current	Ілт	Vcc <u>= Vcc Max,</u> A ₉ , OE, RESET = 12.5 V		35	μA	
V/ Antine Ourrent #1		$\overline{CE} = V_{IL}, \overline{OE} = V_{IH}, f=10 \text{ MHz}$		22	mA	
Vcc Active Current *1		$\overline{CE} = V_{IL}, \overline{OE} = V_{IH}, f=5 \text{ MHz}$		12	mA	
Vcc Active Current *2	ICC2	$\overline{CE} = V_{IL}, \overline{OE} = V_{IH}$		35	mA	
Vcc Current (Standby)	Іссз	$\frac{V_{CC} = V_{CC} \text{ Max, } \overline{CE} = V_{CC} \pm 0.3 \text{ V,}}{\text{RESET} = V_{CC} \pm 0.3 \text{ V}}$		5	μA	
Vcc Current (Standby, Reset)	Icc4	Vcc = Vcc Max, RESET = Vss ± 0.3 V		5	μΑ	
Vcc Current (Automatic Sleep Mode) *3	lcc5	$\frac{V_{CC} = V_{CC} \text{ Max, } \overline{CE} = V_{SS} \pm 0.3 \text{ V,}}{\text{RESET} = V_{CC} \pm 0.3 \text{ V}}$ $V_{IN} = V_{CC} \pm 0.3 \text{ V or } V_{SS} \pm 0.3 \text{ V}$		5	μA	
Input Low Level	VIL	_	-0.5	0.6	V	
Input High Level	VIH	_	2.0	Vcc + 0.3	V	
Voltage for Autoselect, Sector Protection, and Temporary Sector Unprotection (A9, OE, RESET)*4	Vid		11.5	12.5	V	
Output Low Voltage Level	Vol	$I_{OL} = 4.0 \text{ mA}, V_{CC} = V_{CC} \text{ Min}$		0.45	V	
Output High Voltage Laval	Vон1	Іон = –2.0 mA, Vcc = Vcc Min	2.4	_	V	
Output High Voltage Level	Vон2	Іон = −100 μА	Vcc - 0.4	—	V	
Low Vcc Lock-Out Voltage	Vlko	—	2.3	2.5	V	

*1 : The Icc current listed includes both the DC operating current and the frequency dependent component.

*2 : Icc active while Embedded Algorithm (program or erase) is in progress.

*3 : Automatic sleep mode enables the low power mode when address remain stable for 150 ns.

*4 : (V_{ID} - V_{CC}) do not exceed 9 V.


AC CHARACTERISTICS

Read Only Operations

	Symbol							
Parameter			Test Setup	-70*		-90*		Unit
	JEDEC	Standard	•	Min	Max	Min	Max	
Read Cycle Time	tavav	trc		70		90		ns
Address to Output Delay	t avqv	tacc	$\frac{\overline{CE}}{OE} = V_{IL}$		70		90	ns
Chip Enable to Output Delay	t elqv	tce	$\overline{OE} = V_{IL}$		70		90	ns
Output Enable to Output Delay	t GLQV	toe			30		35	ns
Chip Enable to Output High-Z	t ehqz	t DF			25		30	ns
Output Enable to Output High-Z	tgнqz	t DF			25		30	ns
Output Hold Time From Addresses, CE or OE, Whichever Occurs First	t axqx	tон	_	0		0		ns
RESET Pin Low to Read Mode	—	t READY			20	_	20	μs

* : Test Conditions:

Output Load: 1 TTL gate and 30 pF (MBM29LV008TA/BA-70) 1 TTL gate and 100 pF (MBM29LV008TA/BA-90) Input rise and fall times: 5 ns Input pulse levels: 0.0 V or 3.0 V Timing measurement reference level Input: 1.5 V Output: 1.5 V



• Write/Erase/Program Operations

Symbol		MBM29LV008TA/BA						
5y	IOGM	-70			-90			Unit
JEDEC	Standard	Min	Тур	Max	Min	Тур	Max	
tavav	twc	70			90			ns
t avwl	tas	0			0			ns
twlax	tан	45			45			ns
tovwн	tos	35			45			ns
t whdx	tрн	0			0			ns
_	toes	0			0			ns
		0			0			ns
1 —	TOEH	10			10			ns
t GHWL	t GHWL	0			0			ns
t GHEL	t GHEL	0			0			ns
t ELWL	tcs	0			0			ns
twlel	tws	0			0			ns
twнен	tсн	0			0			ns
tенwн	twн	0			0			ns
twlwh	twp	35			45			ns
t eleh	t CP	35			45			ns
tw∺w∟	twpн	25			25			ns
t ehel	tсрн	25			25			ns
twhwh1	twhwh1		8			8		μs
twhwh2	twhwh2		1			1		S
_	tvcs	50			50			μs
_	tvidr	500			500			ns
_	tvlht	4			4			μs
	twpp	100			100			μs
_	toesp	4			4		_	μs
	tcsp	4			4			μs
_	t _{RB}	0			0			ns
_	t RP	500			500			ns
—	tкн	200			200			ns
_	t BUSY			90			90	ns
	t eoe			30			35	ns
	JEDEC tavav tavav tavav twLax twHDx twHDx teLWL twLeL twHEH twHWH teLEH twHwH1 twHWH2	SymbolJEDECStandardtavavtwctavavtwctavwltastwLaxtaHtbvwhtbstwHDXtDHtorwhtoestGHWLtGHWLtGHWLtGHWLtGHELtGHELtELWLtcstwHAHtwHtwHEHtwHtwHEHtCPtwHWH1twPHtELEHtCPHtwHWH2twHWH1twHWH1twHWH1twHWH2twHWH1twHWH2twHWH2tvcstvcstvcstvcstvcstvcstvcstwPPtwPtwPtwPtrosptRPtRPtRPtRPtRBtRUSY	Symbol Min JEDEC Standard Min tavav twc 70 tavav twc 70 tavwl tas 0 twLax taH 45 tbvwh tbs 35 twhbx tbh 0 toes 0 tenwl tenwl 0 tenwl tes 0 twlet twn 0 twlwet twn 0 twlet twn 0 twlet twn 0 twlet twn 35 telwl twn 25 twhwh twn	Symbol MB JEDEC Standard Min Typ tavav twc 70 — tavav twc 70 — tavvu tas 0 — tavvu tas 0 — tavvu tas 0 — tavvu tas 0 — twux tan 45 — twux tan 45 — twux tan 45 — twux tan 0 — twux tan 0 — toes 0 — toen 0 — tenwu tenwu 0 — tenwu tcs 0 — twux twn 35 — twux twy 35 — twux twy 35 — twux<	MBM29LV Symbol -70 JEDEC Standard Min Typ Max tavav twc 70 — — tavav twc 70 — — tavav tas 0 — — twav tas 0 — — tbvwh tbs 0 — — - toes 0 — — - toes 0 — — tsinet toen 0 — — twee tws 0 — — twee twee 0 — — twee twee 35 —	MBEN29LU08TA/ JEDEC Standard Min Typ Max Min tavav twc 70 90 tavav twc 70 90 tavav twc 70 90 tavav tas 0 90 tavav tas 0 90 tavav tas 0 45 tovvne tas 0 0 twnbx tbH 0 0 toes 0 0 toes 0 0 toes 0 0 twnbx toes 0 0 tenve toes 0 0	Symbol -70 -90 JEDEC Standard Min Typ Max Min Typ tavav twc 70 90 tavav tava 0 90 tavav tas 0 90 tavav tas 0 90 tavav tas 0 90 tavav tas 355 455 torva tas 0 0 twnax tas 0 0 0 tsenval tas 0 0 0 tsenval tcs 0 0 0 twnax tas<	Symbol MBM29LV08TA/BA JEDEC Standard Min Typ Max Min Typ Max tavav two 70 90 tavavL tas 0 90 tavavL tas 0 45 tavavL tas 0 45 twuxx tan 45 45 twuxx tan 0 0 twuxx tan 0 0 twuxx tan 0 0 tan tan 0 0 tan tan 0

*1 : This does not include the preprogramming time.

*2 : This timing is for Sector Protection operation.

■ ERASE AND PROGRAMMING PERFORMANCE

Parameter		Limit			Comments
Falameter	Min Typ Max		Unit	Comments	
Sector Erase Time	_	1	10	S	Excludes programming time prior to erasure
Byte Programming Time	_	8	300	μs	Excludes system-level overhead
Chip Programming Time		8.4	25	S	Excludes system-level overhead
Erase/Program Cycle	100,000		_	cycle	—


■ TSOP(1) PIN CAPACITANCE

Parameter	Symbol	Test Setup	Тур	Max	Unit
Input Capacitance	CIN	V _{IN} = 0	7	10	pF
Output Capacitance	Соит	Vout = 0	8	10	pF
Control Pin Capacitance	CIN2	V _{IN} = 0	10	12	pF


Note : Test conditions $T_A = +25^{\circ}C$, f = 1.0 MHz

■ TIMING DIAGRAM


• Key to Switching Waveforms




(1) AC Waveforms for Read Operations












(3) AC Waveforms for Alternate $\overline{\text{WE}}$ Controlled Program Operations



(4) AC Waveforms for Alternate CE Controlled Program Operations




(5) AC Waveforms Chip/Sector Erase Operations




(6) AC Waveforms for Data Polling during Embedded Algorithm Operations






MBM29LV008TA/BA-70/90





(8) RY/BY Timing Diagram during Program/Erase Operations

(9) RESET, RY/BY Timing Diagram












(11) Temporary Sector Unprotection Timing Diagram











■ FLOW CHART


(1) Embedded Program[™] Algorithm




(2) Embedded Erase[™] Algorithm




(3) Data Polling Algorithm




(4) Toggle Bit Algorithm




(5) Sector Protection Algorithm








(7) Extended Sector Protection Algorithm




(8) Embedded Program[™] Algorithm for Fast Mode




Part number Package Access Time Sector Configuration Remarks 40-pin plastic TSOP (1) 70 MBM29LV008TA-70PTN (FPT-48P-M06) MBM29LV008TA-90PTN 90 (Normal bend) Top sector 40-pin plastic TSOP (1) 70 MBM29LV008TA-70PTR (FPT-48P-M07) MBM29LV008TA-90PTR 90 (Reverse bend) 40-pin plastic TSOP (1) MBM29LV008BA-70PTN 70 (FPT-48P-M06) MBM29LV008BA-90PTN 90 (Normal bend) Bottom sector 40-pin plastic TSOP (1) MBM29LV008BA-70PTR 70 (FPT-48P-M07) MBM29LV008BA-90PTR 90 (Reverse bend)

ORDERING INFORMATION




8Mega-bit (1M \times 8-Bit) CMOS Flash Memory 3.0 V-only Read, Program, and Erase

PACKAGE DIMENSIONS



(Continued)



FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F0303 © FUJITSU LIMITED Printed in Japan